Synthesis can be a tedious, time-consuming process, especially for complex SoCs at advanced nodes. Cadence's new Genus™ Synthesis Solution, built on a massively parallel architecture, delivers up to 5X faster synthesis turnaround times and scales linearly beyond 10 million instances. Its physically aware context-generation capability reduces iterations between unit- and chip-level synthesis by 2X or more. As a result of these capabilities, you could gain an up to 10X improvement in RTL design productivity. Watch this short, fun video to see why you should design Genus style. Get more details about the Genus Synthesis Solution here: http://bit.ly/1eg0dKP
Whiteboard Wednesdays is a video blog series that will shed some light and provide some practical insights on how to address a variety of intellectual property (IP) related design challenges. We hope you find this series to be helpful. We also welcome your feedback. Share your ideas for future episodes and any other comments or questions in the Comments area under this blog post.