Talk about Formal Verification of Verilog designs by Clifford Wolf

This is a talk Clifford Wolf gave at the Institute of Formal Methods and Verification of Prof. Biere at the Johannes Kepler University Linz in March 2017