Loading...

Cadence Complete IP Solution for PCIe 4.0

203 views

Loading...

Loading...

Transcript

The interactive transcript could not be loaded.

Loading...

Rating is available when the video has been rented.
This feature is not available right now. Please try again later.
Uploaded on Jun 28, 2017

Sachin Dhingra demonstrates the Cadence root complex controller and PHY IP for PCI Express 4.0 interoperating with end-point IP from Mellanox.  The Cadence lane margining utility plots bit error rate in accordance with the PCIe specification.

Loading...

to add this to Watch Later

Add to

Loading playlists...