Clifford: A Free and Open Source Verilog-to-Bitstream Flow for iCE40 FPGAs

Yosys (Yosys Open Synthesis Suite) is an Open Source Verilog synthesis and verification tool.Project IceStorm aims at reverse engineering and documenting  th...