Upload
3,208

Cadence Design Systems

UVM SystemVerilog Basics [Chinese]

[Chinese Audio] Introduction to the Universal Verification Methodology (UVM) for SystemVerilog.
Explanation of the concepts, architecture and components of UVM.
Featuring slides, code and demos.
Play all

Loading...

Sign in to add this to Watch Later

Add to