Without timing analysis, you have no idea if your FPGA design will work as expected. It may look functionally okay in the simulator and still fail often and badly - or worse: rare and in subtle ways. This video shows you how to quickly verify your timing is met. Using Altera as an example.
Link to this comment:
All Comments (0)