Xilinx EDK Tutorial - Sharing BRAM between Hardware and Software
Loading...
Loading...
10:04
Embedded Design with the MicroBlaze Soft Processor Core - (Ch 2)by XilinxInc2,694 views- 9:49
Xilinx EDK Tutorial - Adding custom IP to an EDK Project - Part 1by SILICAMarcom9,729 views
- 9:50
Embedded Design with the MicroBlaze Soft Processor Core - (Ch 4)by XilinxInc1,080 views
- 7:38
Embedded Design with the MicroBlaze Soft Processor Core - (Ch 5)by XilinxInc955 views
- 9:22
Virtex-5 FPGA HDL Coding Techniques - (Part 1, Ch 1)by XilinxInc774 views
- 3:44
Booting FPGA on NB3000 from SPI Flashby schematica768 views
- 9:36
Xilinx12.1 Tutorialby UsNme967 views
- 4:12
FPGA Basicsby viroadshow95,219 views
- 1:59
Simulation of VHDL code with Xilinx ISimby fpgabe3,033 views
- 3:52
First Xilinx Virtex-7 FPGA Demonstrationby XilinxInc9,076 views
- 8:55
Video-Tutorial Xilinx ISE 10.1by DominicZe11,978 views
- 1:48
Tutorial EDKby ariasalmeida603 views
- 9:17
Embedded Design with the Xilinx Embedded Developer Kit - (Ch 4)by XilinxInc641 views
- 5:00
Downloading and Installing Xilinx ISE WebPack - Part 1by technologyahead5,589 views
- 9:43
Xilinx ISE and schematics - part 1/2by fabrizioScreencast8,407 views
- 8:07
How to use ChipScope Pro - (Ch 3)by XilinxInc1,917 views
- 6:53
Downloading and Installing Xilinx ISE WebPack - Part 2by technologyahead3,649 views
- 10:20
How to use ChipScope Pro - (Ch 2)by XilinxInc2,352 views
- 6:13
Developing Software for Embedded Systems on FPGAsby alteracorp21,064 views
- 10:25
FPGA Verilog XOR Gate Tutorial in Xilinx ISE 12.1 (Part 2 of 2)by georgesmartuk771 views
@ctfysh The Shared BRAM could be modified to be a FIFO, but this would require some manual editing of the HDL code. In these circumstances a single address would probably be used rather than the multiple addresses of RAM. The HDL would be configured to always present / accept the next data value at this fixed address, and the read/write control line on the FIFO could be controlled by detecting a completed bus transaction. But, if you were using MicroBlaze then you'd want to use an FSL instead!
SILICAMarcom 4 months ago
Thanks for the useful tutorial. Still, I have a question: If the Shared_Bram is desinged as a FIFO between ISE module and EDK module, then how can I know which address (between base_adrress and higher_address in Shared_Bram_Controller) to access using the APIs like xio_in?
ctfysh 4 months ago
@vorlaufable : As it suggests in the message, simply set the "PARAMETER C_SPLB_NATIVE_DWIDTH = 32" line in the MHS file for the BRAM controller
SILICAMarcom 1 year ago
Thanks for the great tutorial.
With EDK 11.1 I however receive the following error:
ERROR:EDK:1555 - IPNAME:xps_bram_if_cntlr INSTANCE:shared_bram_controller PARAMETER:C_SPLB_NATIVE_DWIDTH - C:\Xilinx\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_bram_if_cntlr_v1_00_b \data\xps_bram_if_cntlr_v2_1_0.mpd line 71 - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS.
I made all changes to the ports in the MHS as depicted in the video. Any thoughts?
vorlaufable 1 year ago