DDR3 Interface PCB layout timelapse - Part 2

Loading...

Sign in or sign up now!
Alert icon
Upgrade to the latest Flash Player for improved playback performance. Upgrade now or more info.
853 views
Loading...
Alert icon
Sign in or sign up now!
Alert icon

Uploaded by on Jan 20, 2012

Time lapse of a DDR3 Layout, taken at 1fps. Total time to layout ~38 hours. This is a very long video, check the index at the beginning if you don't want to watch the whole thing.


0:00 DDR1 Address/Command/Clock
2:35 DDR1 data
9:55 DDR1 cleanup
11:55 Bypass capacitor placement, general routing
29:20 Length matching
35:25 Address/Command/Clock termination

  • likes, 0 dislikes

Link to this comment:

Share to:
see all

All Comments (16)

Sign In or Sign Up now to post a comment!
Safety mode has hidden comments for this video. Show hidden comments
Loading...

Alert icon
0 / 00Unsaved Playlist Return to active list
    1. Your queue is empty. Add videos to your queue using this button:
      or sign in to load a different list.
    Loading...Loading...Saving...
    • Clear all videos from this list
    • Learn more