DVCon 2012: Neyaz Khan on his case study applying UVM Mixed Signal methodology
Sign in to YouTube
Sign in with your Google Account (YouTube, Google+, Gmail, Orkut, Picasa, or Chrome) to like Joe Hupcey III's video.
Sign in to YouTube
Sign in with your Google Account (YouTube, Google+, Gmail, Orkut, Picasa, or Chrome) to dislike Joe Hupcey III's video.
Sign in to YouTube
Sign in with your Google Account (YouTube, Google+, Gmail, Orkut, Picasa, or Chrome) to add Joe Hupcey III's video to your playlist.
Published on Jun 28, 2012
In this interview Neyaz Khan of Maxim Semiconductor reviews the highlights of his paper, "From Spec to Verification Closure: A Case Study of Applying UVM-MS for First Pass Success to a Complex Mixed-Signal SoC Design". The full paper is archived in the conference proceedings here: http://events.dvcon.org/events/procee...
-
Category
-
License
Standard YouTube License
Loading...
Loading...
Loading...
The interactive transcript could not be loaded.
Loading...
Loading...
Ratings have been disabled for this video.
Rating is available when the video has been rented.
This feature is not available right now. Please try again later.
Loading...
-
3:09
DVCon 2012: NextOp update - new customers, new data from the fieldby Joe Hupcey III
92 views
-
47:40
April 2012 Mobile Sensors Event (1 of 3)by wcamobilesig
328 views
-
24:01
First Steps with UVM Part 1by John Aynsley
3,917 views
-
2:50
DVCon 2012: Adam Sherer introduces the new "Advanced Verification Topics" UVM bookby Joe Hupcey III
95 views
-
2:14
DVCon 2012: Oski Technology announces a unique verification challenge for DAC 2012by Joe Hupcey III
166 views
-
30:06
DAC, Industry Trends, and EDA Challenges - Voices of DAC 2012by synopsys
97 views
-
2:36
DVCon 2012: AMIQ launches "Verissimo" - a verification-centric, UVM-aware SystemVerilog linterby Joe Hupcey III
154 views
-
5:07
DVCon 2012: Don O'Riordan introduces his paper "PSL/SVA Assertions In SPICE"by Joe Hupcey III
161 views
-
1:44
AMS Verification Academyby Ahmed Eisawy
213 views
-
4:06
Using CustomExplorer Ultra for Advanced Mixed Signal Verification- Part 1by synopsys
174 views
-
5:31
DVCon 2013 -- Neyaz Khan, Maxim, discusses mixed-signal (MS-SoC) verificationby CadenceDesign
9 views
-
4:01
Universal Verification Methodology SystemVerilog Basics -- Sequenceby CadenceDesign
1,778 views
-
3:00
DVCon 2012: Justin Sprague on his award winning paper on coding for SystemVerilog performanceby Joe Hupcey III
69 views
-
5:18
Verification Methodology manual for System verilogby Siraj .Mubarak
1,640 views
-
1:03
Highlights from DVCon 2012by CadenceDesign
46 views
-
6:00
DVCon 2012: Hardware-Assisted Verification - Build or Buy panelist Frank Schirrmeisterby Joe Hupcey III
54 views
-
3:54
DVCon 2012: John Brennan on the new UCIS 1.0 announcementby Joe Hupcey III
116 views
-
3:44
DVCon 2012: Pete Hardee recounts the panel on Low Power Design&Verificationby Joe Hupcey III
50 views
-
3:02
DVCon 2012: Interview with Rob Meyer on Low Power Verification Strategyby Joe Hupcey III
57 views
-
2:25
DVCon 2012: Product Engineer Chris Komar reviews the tutorial on formal "apps"by Joe Hupcey III
141 views
- Loading more suggestions...
All Comments (0)