Upload

Loading...

This video is unavailable.

Watch Queue

TV Queue

Watch QueueTV Queue

    Loading...

Watch Queue
TV Queue
__count__/__total__

UVM SV Basics 21 [Chinese] - Factory

Want to watch this again later?

Sign in to add this video to a playlist.
260 views

Like this video?

Sign in to make your opinion count.

Don't like this video?

Sign in to make your opinion count.

Loading...

Loading...

Transcript

The interactive transcript could not be loaded.

Loading...

Loading...

Ratings have been disabled for this video.
Rating is available when the video has been rented.
This feature is not available right now. Please try again later.

Published on Aug 28, 2012

Introduction to the Universal Verification Methodology (UVM) for SystemVerilog IEEE1800.
Featuring slides, code and demos.
Tutorial style, incremental learning of important UVM concepts, features, architecture and methodology.
Starting with UVM fundamentals and building up a UVM environment bottoms up.
Covering all major Test bench components such as Monitor, Collector, Sequence, Sequence Item, Sequencer, Driver, Virtual Sequencer, Sequences, Agent, Scoreboard and UVC.
Explanation of how they get connected, configured and how they work together to model traffic and collect coverage.
Also includes a class library overview.

Loading...

  1. 1

    UVM SV Basics 1 [Chinese] - Introduction

  2. 2

    UVM SV Basics 2 [Chinese] - DUT Example

  3. 3

    UVM SV Basics 3 [Chinese] - UVM Environment

  4. 4

    UVM SV Basics 4 [Chinese] - Interface UVC

  5. 5

    UVM SV Basics 5 [Chinese] - Collector

  6. 6

    UVM SV Basics 6 [Chinese] - Monitor

  7. 7

    UVM SV Basics 7 [Chinese] - Sequence Item

  8. 8

    UVM SV Basics 8 [Chinese] - Sequence

  9. 9

    UVM SV Basics 9 [Chinese] - Driver

  10. 10

    UVM SV Basics 10 [Chinese] - Sequencer

  11. 11

    UVM SV Basics 11 [Chinese] - Agent

  12. 12

    UVM SV Basics 12 [Chinese] - Agent Type

  13. 13

    UVM SV Basics 13 [Chinese] - Interface UVC Environment

  14. 14

    UVM SV Basics 14 [Chinese] - Virtual Sequencer - Sequence

  15. 15

    UVM SV Basics 15 [Chinese] - Module UVC

  16. 16

    UVM SV Basics 16 [Chinese] - Scoreboard

  17. 17

    UVM SV Basics 17 [Chinese] - DUT Functional Coverage

  18. 18

    UVM SV Basics 18 [Chinese] - Testbench

  19. 19

    UVM SV Basics 19 [Chinese] - Test

  20. 20

    UVM SV Basics 20 [Chinese] - Configuration

  21. UVM SV Basics 21 [Chinese] - Factory

  22. 22

    UVM SV Basics 22 [Chinese] - Phases

  23. 23

    UVM SV Basics 23 [Chinese] - Objections

  24. 24

    UVM SV Basics 24 [Chinese] - Virtual Interface

  25. 25

    UVM SV Basics 25 [Chinese] - Class Library Overview

Loading...
Working...
to add this to Watch Later

Add to