Lecture - 22 Processor Design Micro programmed Control
Loading...
Loading...
10,491
Loading...
Uploaded by nptelhrd on Sep 29, 2008
Lecture Series on Computer Architecture by Prof. Anshul Kumar, Department of Computer Science & Engineering ,IIT Delhi. For more details on NPTEL visit http://nptel.iitm.ac.in
- 11 likes, 0 dislikes
-
- 56:43
Lecture - 21 Processor Design - Control for Multi Cycleby nptelhrd8,492 views
- 56:01
Lecture - 23 Processor Design Exception Handlingby nptelhrd6,502 views
- 40:03
Lecture -17 Processor Design - Introductionby nptelhrd18,252 views
- 53:21
Lecture -1 Introduction to Computer Architectureby nptelhrd157,751 views
- 51:42
Lecture -4 Instruction Set Architecture - IIby nptelhrd20,848 views
- 52:18
Lecture -3 Instruction Set Architecture - Iby nptelhrd45,832 views
- 48:40
Lecture -7 Architecture Spaceby nptelhrd9,701 views
- 51:30
Lecture - 37 Input / Output Subsystem:Designing I/O Systemsby nptelhrd6,275 views
- 45:41
Lecture - 31 Memory Hierarchy : Virtual Memoryby nptelhrd14,327 views
- 51:59
Lecture - 19 Virtual Memoryby nptelhrd25,086 views
- 45:10
Lecture - 38 Concluding Remarksby nptelhrd4,045 views
- 57:09
Lecture - 6 Data Path Architectureby nptelhrd32,358 views
- 46:31
Microprocessorsby ignousocis18,652 views
- 51:39
Lecture -16 Floating Point Arithmeticby nptelhrd17,192 views
- 45:25
Basics of C Programming-IIby ignousocis10,904 views
- 52:24
Lecture - 7 Data Path Controller : Micro Programmedby nptelhrd18,975 views
- 56:23
Lecture - 9 Controller Design: Microprogrammed and Hardwiredby nptelhrd18,494 views
- 50:48
Lecture -8 Architecture Examplesby nptelhrd11,475 views
- 50:11
Lecture - 32 Memory Hierarchy : Virtual Memoryby nptelhrd7,340 views
- 55:41
Lecture - 27 Pipelined Processor Designby nptelhrd7,710 views
I have a question: At time 4:27, I see that under PC grp its decoded into 4 bit(Eg: 1x01, 00xx...) , But when we formed PC grp table in previous lecture we had only 3 signals(Pwu, Pwc, Pscr) Then why is it decoded into 4 bits.I didnt get the logic for that. Pls reply ASAP. Thank you.
TheFansOfINDIA 5 months ago
hey ny1 pls send me few more videos of microprocessor and interfacing quickly i need 2 stdy 4 xams........pls make it fast........dis 15th i ve xam
gautamireddy1990 1 year ago
Instructions are only processed when the Program Counter decides to, and most likely the program counter won't send the new instruction until the previous one is completely done (unless there is some pipelining or something fancy going on)
dunkelblau2006 2 years ago
I have a doubt, what happens to the next instruction which coming into control unit? since one instruction needs few sequences of microinstruction to be executed and each microinstruction needs a clock cycle.
aeonnerd 2 years ago