Alert icon
We're changing our privacy policy. This stuff matters.  Learn more  Dismiss

Intel 80-Core Teraflop Research Chip

Loading...

Sign in or sign up now!
28,380
Loading...
Alert icon
Sign in or sign up now!
Alert icon

Uploaded by on Feb 13, 2007

Advancing Multi-Core Technology into the Tera-scale Era




The Teraflops Research Chip is the latest development from the Intel® Tera-scale Computing Research Program. This chip is Intel's first silicon tera-scale research prototype. It is the first programmable chip to deliver more than one trillion floating point operations per second (1 Teraflops) of performance while consuming very little power. This research project focuses on exploring new, energy--efficient designs for future multi--core chips, as well as approaches to interconnect and core--to--core communications. The research chip implements 80 simple cores, each containing two programmable floating point engines—the most ever to be integrated on a single chip. Floating point engines are used for accurate calculations, such as for graphics as well as financial and scientific modeling. In terms of circuit design, they are more complex than integer engines, which just process instructions.

Intel's Teraflops Research Chip implements several innovations for multi-core architectures: * Rapid design -- The tiled--design approach allows designers to use smaller cores that can easily be repeated across the chip. A single--core chip of this size (100 million transistors) would take roughly twice as long and twice as many people to design. * Network on a chip -- In addition to the compute element, each core contains a 5--port messaging passing router. These are connected in a 2D mesh network that implement message--passing. This mesh interconnect scheme could prove much more scalable than today's multi--core chip interconnects, allowing for better communications between the cores and delivering more processor performance. * Fine--grain power management -- The individual compute engines and data routers in each core can be activated or put to sleep based on the performance required by the application a person is running. In addition, new circuit techniques give the chip world--class power efficiency—1 teraflops requires only 62W, comparable to desktop processors sold today. * And other innovations -- Such as sleep transistors, mesochronous clocking, and clock gating.

Category:

Howto & Style

Tags:

License:

Standard YouTube License

  • likes, 4 dislikes

Link to this comment:

Share to:

Top Comments

  • 50amps per cable god damn, no wonder chernobyl had a meltdown!

  • who else would be still happy after 12 hours of programming?

see all

All Comments (99)

Sign In or Sign Up now to post a comment!
  • the video has mono sound, correct?

  • deRVAAAAAAAADA

  • you need a cooler the size of a fridge to cool it down with that many cores. I think you can cook egg with it!

  • I'm guessing that it can't do x86 style instructions?

  • The implications of computing like this, will require everyone to really "change."

    Most people are confused by legacy and current technology.

    The technological divide is increasing at an exponential rate. Digital citizens have the benefit of higher quality, better indexed information. Information tends to double faster for yourself the more digital you are.

    Law of Accelerating Returns is wicked.

  • Is it a coincidence that all three of these are Indians?? or is the chip being designed in India?? India Inside...

  • yeah, but can it run Crysis?

  • That prototype was 90nm. They need to shrink it down to at least 45nm.

  • break that thing,nao!

  • Come on, Intel. When are we going to see this? Geez... Watch, it won't come out for YEARS. It's supposed to be out in 2 years, but... I don't know...

View all Comments »
Loading...

0 / 00Unsaved Playlist Return to active list
    1. Your queue is empty. Add videos to your queue using this button:
      or sign in to load a different list.
    Loading...Loading...Saving...
    • Clear all videos from this list
    • Learn more