Guests: Himanshu Bhatnagar, Executive Director, ASIC Design, Mindspeed Technologies
Host: Karen Bartleson, Sr. Director, Community Marketing, Synopsys
Verification is often considered the bottleneck in chip design. Himanshu talks about how to alleviate this bottleneck, what new methods are available for System-on-Chip, and what the EDA industry can do to simplify verification.
This show was originally streamed live to the Synopsys Facebook page at the 48th DAC.
Link to this comment:
All Comments (0)