Upload

Loading icon Loading...

This video is unavailable.

UVM SV Basics 12 [Chinese] - Agent Type

Sign in to YouTube

Sign in with your Google Account (YouTube, Google+, Gmail, Orkut, Picasa, or Chrome) to like Cadence Design Systems's video.

Sign in to YouTube

Sign in with your Google Account (YouTube, Google+, Gmail, Orkut, Picasa, or Chrome) to dislike Cadence Design Systems's video.

Sign in to YouTube

Sign in with your Google Account (YouTube, Google+, Gmail, Orkut, Picasa, or Chrome) to add Cadence Design Systems's video to your playlist.

Published on Jul 16, 2012

Introduction to the Universal Verification Methodology (UVM) for SystemVerilog IEEE1800.
Featuring slides, code and demos.
Tutorial style, incremental learning of important UVM concepts, features, architecture and methodology.
Starting with UVM fundamentals and building up a UVM environment bottoms up.
Covering all major Test bench components such as Monitor, Collector, Sequence, Sequence Item, Sequencer, Driver, Virtual Sequencer, Sequences, Agent, Scoreboard and UVC.
Explanation of how they get connected, configured and how they work together to model traffic and collect coverage.
Also includes a class library overview.

Loading icon Loading...

Loading icon Loading...

Loading icon Loading...

The interactive transcript could not be loaded.

Loading icon Loading...

Loading icon Loading...

Ratings have been disabled for this video.
Rating is available when the video has been rented.
This feature is not available right now. Please try again later.

Loading icon Loading...

Loading...
Working...
to add this to Watch Later

Add to