Xilinx ISE and schematics - part 2/2

Loading...

Sign in or sign up now!
Alert icon
Upgrade to the latest Flash Player for improved playback performance. Upgrade now or more info.
7,024
Loading...
Alert icon
Sign in or sign up now!
Alert icon

Uploaded by on Oct 15, 2009

Simple tutorial on how to develop a schematic for a Spartan FPGA with Xilinx ISE

- part 2 of 2

Category:

Education

Tags:

License:

Standard YouTube License

  • likes, 0 dislikes

Link to this comment:

Share to:
see all

All Comments (4)

Sign In or Sign Up now to post a comment!
  • Thanks for you video..If you caould show how to simulate it will be very useful..thanks

  • thanks

  • Thank you so much Fabrizio.. I am beginner in FPGA and your tutorial is helping me a lot!!.. I have a doubt .. can you please help me for creating a 'Isim' test bench waveform (UCF i think) for the schematic shown in the video??.. I tried many times but I am not able to do it.. I want to input two different CLOCK signals as input to the AND gates and see the output.. can you please tell me how??

Loading...

Alert icon
0 / 00Unsaved Playlist Return to active list
    1. Your queue is empty. Add videos to your queue using this button:
      or sign in to load a different list.
    Loading...Loading...Saving...
    • Clear all videos from this list
    • Learn more