Lecture - 29 Memory Hierarchy : Cache Organization
Loading...
Loading...
23,427
Loading...
Uploaded by nptelhrd on Sep 29, 2008
Lecture Series on Computer Architecture by Prof. Anshul Kumar, Department of Computer Science & Engineering ,IIT Delhi. For more details on NPTEL visit http://nptel.iitm.ac.in
- 24 likes, 0 dislikes
-
- 48:10
Lecture - 28 Memory Hierarchy : Basic Ideaby nptelhrd13,561 views
- 52:35
Lecture - 18 Cache Organizationby nptelhrd20,714 views
- 53:21
Lecture -1 Introduction to Computer Architectureby nptelhrd157,475 views
- 54:46
Lecture - 17 Cache Organizationby nptelhrd26,942 views
- 57:16
Lec-7 Associative Memory Modelby nptelhrd8,190 views
- 55:41
Lecture - 27 Pipelined Processor Designby nptelhrd7,710 views
- 51:39
Lecture -16 Floating Point Arithmeticby nptelhrd17,192 views
- 52:37
Lecture - 12 Addressing Modesby nptelhrd44,652 views
- 47:02
Lecture -6 Recursive Programsby nptelhrd12,408 views
- 50:48
Lecture -8 Architecture Examplesby nptelhrd11,475 views
- 49:48
Lecture -12 ALU Design, Overflowby nptelhrd11,591 views
- 49:08
Lecture - 30 Memory Hierarchy : Cache Organizationby nptelhrd11,944 views
- 59:36
Lecture - 12 Memory Organizationby nptelhrd22,344 views
- 50:55
Lecture - 5 Processor As a State Machineby nptelhrd22,542 views
- 50:03
Lecture -19 Processor Design - Simple Designby nptelhrd8,257 views
- 56:43
Lecture - 21 Processor Design - Control for Multi Cycleby nptelhrd8,492 views
- 48:40
Lecture -7 Architecture Spaceby nptelhrd9,701 views
- 51:57
Lecture 25 - Interrupt Driven I/Oby nptelhrd16,838 views
- 37:28
Lecture - 26 Pipelined Processor Design: Handling Databy nptelhrd7,908 views
- 4:08
Intro to Computer Architectureby KarBytes20,891 views
It can be sorta tough to understand this stuff, if you don't try it out. I suggest downloading the free program Logisim and actually build something! I like the lectures by the way...
hellwitchify 3 months ago
marvellous way of explaing ths tough topic thank u sir
sachingangualy 4 months ago
wht is cache coherence?is this topic present in dis lecture?
Arpitgupta363 5 months ago
@LigGLe Thanks for taking pains to write reply, I appreciate! My question however remains unanswered (sorry), awesome if you could try answering. "How/Why" would miss-rate get reduced with associativity increase?
vedhasp 6 months ago
@vedhasp
I think what he means is, that with higher associativity you can avoid more conflicts. It's what he also said earlier. For example to reduce conflicts you could also use an 8-way associative cache. Or even fully associative. But with increasing associativity you also have an increasing complexity of the cache management.
So, reducing conflicts results in higher associativity, but results in higher complexity.
I hope it's the answer to your question
LigGLe 6 months ago
Good lecture all in all, Thanks IITs and IISc!!!
vedhasp 8 months ago
38:15 How often do you prefetch: "Again, its a tradeoff"
Between???
vedhasp 8 months ago
@vedhasp This is around 16:05 FYI. Please help me understand this statement.
vedhasp 8 months ago
How are we likely to reduce miss rate with 4 way set associative cache? He said "Reason being that if degree of associativity is low, there are more conflicts. And therefore, some of the blocks which you may like to use later on may get thrown out"
vedhasp 8 months ago
thank u very much sir for uploading this video
Arif ullah khan from pakistan
ikramakhund 2 years ago