Added: 4 years ago
From: TheFallibleFiend
Views: 2,747
Sort by time | Sort by thread (beta)

Link to this comment:

Share to:

All Comments (4)

Sign In or Sign Up now to post a comment!
  • Are A and B in like L1 cache or is that a separate thing altogether?

  • I'm not sure how modern chips are organized, but in my recollection registers are not part of cache. Typically, cache is just faster memory - memory that can be read from and written to. Registers can do that, but they can perform in situ operations (rotations, adds, etc).

  • Wow that is difficult to grasp... complicated but cool.

  • so basicly the size of memory really depends on the register and not on the address bus. I mean it probably depends on both of them but but register is first in the hiararchy???

  • It's not actually a hierarchy, b/c the components have to work together, but if I understand your question, the answer is yes.

    What I laid out here is a very simple case. We could have, though, just for example, a 32 bit address space with only an 8 bit bus; HOWEVER, you also then have to have a LOT more complicated control logic to marshal the 4 bytes independently.

  • working my way!

Loading...
Alert icon
0 / 00Unsaved Playlist Return to active list
    1. Your queue is empty. Add videos to your queue using this button:
      or sign in to load a different list.
    Loading...Loading...Saving...
    • Clear all videos from this list
    • Learn more